Abstract-An analog-to-digital converter (ADC) in a software defined radio (SDR) receiver must be able to support the specifications of various wireless standards. It should also work with the low power supply voltage of CMOS circuits. A ¦¡ ADC is one of the solutions for the SDR receiver. However, the power consumption of the circuits, such as a lowpass filter (LPF) and a decimator after the ¦¡ modulator is large due to the high sampling speed.
I. INTRODUCTION
Wireless telecommunication systems such as cellular phones, wireless LANs, or wireless broadband access systems have been developed rapidly, and various communication standards coexist in recent years. Under such circumstances, the demand for a receiver that can support multiple wireless communication standards with one terminal has been growing. One of the solutions is a software-defined radio (SDR) technology. The SDR allows a single terminal to support various kinds of wireless systems by changing software or hardware configurations [1] [2] [3] .
An analog-to-digital converter (ADC) in the SDR receiver must be able to support the various requirements of the standards. From a viewpoint of silicon process development in recent years, the ADC for the SDR receiver should work with the low power supply voltage of CMOS circuits and, in response, the limited maximum input range as well. Because of the reduction of the input range, the input signal is more affected by noise generated in inner circuits. In order to reduce the noise in band, a ¦¡ modulator is one of the solutions for the SDR receiver [4] [5] [6] . The ¦¡ modulator has higher resolution than the other types of the ADC since it can remove the quantization noise in band through its noise shaping effect.
In this architecture, by changing the oversampling rate (OSR), the bandwidth and the dynamic range of the ADC can be easily selected. However, the power consumption of the circuits, such as the lowpass filter and the decimator after the ¦¡ modulator is proportional to the OSR [7] .
On the other hand, since a different wireless communication standard has a different master clock rate, it is necessary to provide the clock rate suitable for each standard. To resolve this issue with hardware, a complex analog circuit is inevitable. A solution to this problem is to provide different clock rates virtually by means of digital sample rate conversion (SRC) [8] . Especially, how to realize the fractional SRC is very important for the implementation of the SDR technology. Several methods for realizing fractional SRC has been proposed [9] [10] [11] [12] . However, those methods have the problem of the high intermediate sample rate or very complex circuits. As a method that the high intermediate frequency is unnecessary and has low power consumption, direct insertion/deletion based SRC has been proposed in [13] . Nevertheless, in order to apply this method to the ¦¡ ADC, the problem of the high clock speed in the circuits of the lowpass filter (LPF) after ¦¡ modulator remains significant.
In this paper, a novel ¦¡ ADC with fractional SRC is proposed. In the proposed scheme, SRC and filtering are combined. By filtering and decimating the output of the ¦¡ modulator in parallel with É transversal filters the clock speed of the circuits of the SRC and the LPF can be reduced È times for É È SRC. This paper is organized as follows. Section II describes the conventional SRC scheme, and the proposed SRC scheme is presented in Section III. Numerical results through computer simulation are shown in Section IV. Finally, conclusions are presented in Section V.
II. CONVENTIONAL SYSTEM Figure 1 shows a block diagram of a conventional system. The RF signal is converted to the 1 bit sequence in the ¦¡ modulator block at the clock speed of . The output of the ¦¡ modulator is then put into the LPF for noise shaping.
Suppose Ü Ò is the Òth output of the ¦¡ modulator and Ð is the Ðth coefficient of the LPF, the vector form of the ¦¡ modulator and the LPF coefficients are given as
and in a matrix form as
The coefficient of the filter is given as
The output of the LPF is then calculated as
where Ý Ò is the Òth output of the LPF.
The conventional structure of the LPF is shown in Fig. 2 . The input sample of the filter is put into the 1 bit shift register.
Since the output of the ¦¡ modulator is either 0 or 1 and it selects one of the coefficient · Ð ÓÖ Ð [14] . Therefore, no multiplication is required in this filter. The filtered signal of Eq. (5) is put into the SRC block. The output signal afteŕ AE · «µ AE direct insertion SRC is given as
where is an integer as the index of Þ , denotes the maximum integer that does not exceed . III. PROPOSED SYSTEM Figure 3 shows the structure of the proposed ¦¡ ADC. The input signal is converted to a 1 bit sequence at a high OSR, and the noise shaping and SRC are carried out at the same time. For instance, in the case of the decimation from 300 MHz to 40 MHz, the sample rate is converted with the rate of 2/15. In order to decimate with the conversion rate of É È, È Éµ samples are eliminated every È samples of the LPF outputs. The interval between the É remaining samples should be maximized in order to minimize the noise caused by direct deletion [15] . The decimated samples are then represented as the following equation.
where
for an integer . Ô is rearranged as
where À is the ½ ¢ ÄÉ vector given as Figure 4 shows the details of the filter structure for SRC.
The binary samples are fed into É branches. On each branch È É samples delay is added where is an integer with the condition of ½ É ½ and stored in the È bit shift register. The samples in the È bit shift register is transferred to the È bit latch circuit in every Èclocks.
Thus, the coefficients of the filter on each branch is selected and summed every Èclocks. The selector at the outputs of the filters sequentially selects the branches at every È clocks. Therefore, the sample rate is converted to É È.
No multiplier is required in the proposed structure while switches are required to select the filter coefficients. However, the clock speed of the filters can be reduced È times as compared to the conventional filter structure. The difference of the calculation cost between the conventional and proposed schemes is listed in Table I .
IV. NUMERICAL RESULTS

A. MSE characteristics
Based on the simulation model shown in Fig. 5 , the MSE performance of the conventional and proposed converters is obtained. In the simulation, the MSE is obtained by calculating the difference between the direct samples of the input sinusoidal wave and the converted samples. The simulation conditions with the sinusoidal signal are shown in Table II . Figure 5(a) shows the simulation model of the conventional system, which has the second-order ¦¡ modulator. The input signal is sampled at 300 MHz and modulated by the ¦¡ modulator. The output of the modulator is put into the LPF for noise shaping. The output of the LPF is then upsampled from 300 MHz to 360 MHz by direct insertion with the conversion rate of 6/5 and decimated to 40 MHz [13] . Figure 5(b) shows the simulation model of the proposed system. The input signal is sampled and modulated by the ¦¡ modulator at 300 MHz, and decimated to 40 MHz by the proposed SRC. The input of the system is sinusoidal signals from 0 MHz to 10 MHz. The LPF is a root cosine rolloff filter with the 20 MHz signal bandwidth and the rolloff factor of 0. The MSE is calculated between the converted signal and the sinusoidal signal sampled at 40 MHz. The MSE performance is shown in Fig. 6 . Figure  6 shows that both the conventional and proposed converters achieve almost the same MSE regardless of the input signal frequency.
B. BER Performance
For bit error rate (BER) evaluation of the proposed scheme an OFDM signal is employed. The simulation conditions for the OFDM signal are shown in Table III almost the same performance as the conventional scheme with the lower clock speed in the SRC and LPF circuits. AEÓ (QPSK-OFDM). 
